This paper investigates a new isolated single-phase AC-DC converter, which integrates a modified AC-DC buck-boost converter with a DC-DC forward converter. The front semi-stage is operated in discontinuous conduction mode (DCM) to achieve an almost unity power factor and a low total harmonic distortion of the input current. The rear semi-stage is used for step-down voltage conversion and electrical isolation. The front semi-stage uses a coupled inductor with the same winding-turn in the primary and secondary sides, which is charged in series during the switch-on period and is discharged in parallel during the switch-off period. The discharging time can be shortened. In other words, the duty ratio can be extended. This semi-stage can be operated in a larger duty-ratio range than the conventional AC-DC buck-boost converter for DCM operation. Therefore, the proposed converter is suitable for universal input voltage (90~264 V rms ) and a wide output-power range. Moreover, the voltage stress on the DC-link capacitor is low. Finally, a prototype circuit is implemented to verify the performance of the proposed converter.
I. INTRODUCTION
Since DC power sources are widely used in many applications, including DC power supplies, battery chargers, and lighting systems, AC-DC power conversion plays an important role. Traditionally, the diode bridge rectifier is used for AC-DC power conversion. This rectifier has the advantages of a simple circuit configuration and a low cost. Nevertheless, this rectifier results in some power pollutions, such as a high pulsating input current, a low power factor, and a high total harmonic distortion of the input current (THD i ). In order to improve these power pollutions and to meet the requirements set by international regulatory standards, such as the international electrotechnical commission (IEC) and IEEE-519, power factor correction (PFC) topologies have been investigated [1] - [7] . These PFC circuits are used to cascade a DC-DC converter for DC power-supply applications. They can be divided into two approaches, two stages and single stage approaches. The two-stage structure can achieve a near unity power factor and a low THD i . However, it suffers from the problems of high cost and a complicated control [8] , [9] . Therefore, the single-stage PFC topologies have been studies to achieve good power quality and low cost in low power applications. Some single-stage structures use the boost converter in the front semi-stage, which operates in discontinuous conduction mode (DCM), to achieve a good power quality [10] - [12] . Nevertheless, the DC-link voltage of this single-stage converter is higher than the amplitude of the input voltage. Thus the DC-link voltage will be higher than 450 V at the universal input voltage (90~264 V rms ). Some topologies have been studied to reduce the DC-link voltage [13] - [16] . However, they result in a poor THD i . A buck-boost converter with DCM operation is utilized in the front semi-stage of the single-stage structures to provide good power quality and a low DC-link voltage [17] - [20] . However, these converters do not provide electrical isolation [17] , [18] . In [19] and [20] , the leakage-inductor energy of the transformer can not be recycled.
A new isolated single-phase AC-DC converter is presented in this paper, as shown in Fig. 1 . The proposed converter integrates a modified AC-DC buck-boost converter with a DC-DC forward converter. The transformer can provide electrical isolation. The tertiary winding N 3 is used for recycling the residual magnetism of the transformer to the capacitor C 1 . The turns of the tertiary winding N 3 are equal the turns of the primary winding N 1 . This converter can achieve a high power factor, a low THD i , and a low DC-link voltage. In addition, it can be used for universal input voltage.
II. OPERATING PRINCIPLE
The two semi-stages of the proposed converter are operated in DCM with a fixed duty ratio by using a simple pulse-width modulation control strategy. The switches, S 1 and S 2 , are triggered using the same control signal. A coupled inductor with same winding-turn in the primary and secondary sides is employed in the proposed converter. The primary and secondary windings of the coupled inductor are charged in series from the line source during the switch-on period and are discharged in parallel during the switch-off period. The discharge time can be shortened. The duty ratio can be extended. Thus the front semi-stage can be operated in a larger duty-ratio range than the conventional AC-DC buck-boost converter for DCM operation. Therefore, the proposed converter can be applied for universal input voltage and a wide output-power range. Fig. 2 shows some key waveforms in a half line source period. Due to the symmetrical characteristics of the single-phase system, the following operating principle is analyzed for 0 < ωt < π, where ω is the line angular frequency. (I) Mode 1: The current-flow path is shown in Fig. 3(a) . 
III. STEADY-STATE ANALYSIS
Due to the symmetrical characteristics of single-phase systems, the following analysis is discussed for 0 < ωt < π. For the sake of simplicity, the effect of the input filter is neglected. The line voltage is given as:
where V rms and V m are the root-mean-square value and the amplitude of the line voltage. Some of the parameters, such as t on , t h1 , t h2 , t h3 , t r1,h , t r2,h , t s1,h , and t s2,h , are used for the following steady-state analyses. These parameters are defined in Fig. 2 . Since the switching frequency f s is much larger than the line frequency f 1 , the line voltage can be considered as a piecewise constant during each switching period. Assuming that m is the switching number within time interval [0, π/ω], m is equal to f s /2f 1 . The following analysis is considered during switching period [hT s , (h+1)T s ], where h = 0, 1, ….., m-1. Since the primary and secondary winding turns of the coupled inductor are the same, the inductance of the coupled inductor in the primary and secondary sides are expressed as: 1 2
The mutual inductance M of the coupled inductor is given by
where k is the coupling coefficient of the coupled inductor.
The voltages across the primary and secondary windings of the coupled inductor are as follows:
When S 1 and S 2 are turned on, the following equations are obtained as:
where n is the turns ratio (N 1 /N 2 ) of transformer Tr.
Substituting (4)- (6) into (7), yields:
The coupled-inductor currents, i L1 and i L2 , are derived as:
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From (8), the following equation is found to be:
At t = t h1 , the peak values of i L1 , i L2 , and i Lo are given by:
where t on is equal to dT s and d is the duty ratio. While S 1 and S 2 are turned off, the voltages across the primary and secondary windings of the coupled inductor are obtained as:
,
Substituting (4) and (5) into (14), yields:
Therefore, i L1 and i L2 are found to be:
From (15) , the following equation is derived as: 1 3 ,
Thus:
Since i L1 (t h2 ) = i L2 (t h2 ) = 0 and i Lo (t h3 ) = 0, the peak values of i L1 , i L2 , and i Lo are obtained from (17) and (19) .
where t r1,h = t h2 -t h1 and t r2,h = t h3 -t h1 .
From (12), (13), (20) , and (21), the time durations, t r1,h and t r2,h , are obtained as follows:
A. Unfiltered Input Current i s '
From Fig. 2 , the average unfiltered input current i s ' in one switching period T s can be derived as:
Equation (24) indicates that the average unfiltered input current is sinusoidal and is in phase with the input voltage. Moreover, the harmonic components of i s ' are distributed over multiples of the switching frequency. Thus it is very easy to filter out the harmonic components by employing a set of input filters L f -C f . The cutoff frequency of the input filter is much lower than the switching frequency. The cutoff frequency of the input filter is determined to be:
B. Voltage Gain From Fig. 2 , the average values of i c1 and i co during time interval [hT s , (h+1)T s ] can be computed as:
, , 
Substituting (1), (12), (13), (22), and (23) into (26) and (27) yields:
Thus the average value of i c1 during one half of line-source period [0, π/ω], is written as follows:
Due to the fact that m >> 1, the above equation can be approximated as:
Then, the differential equation of v c1 is given by:
From (29), the differential equation of v o during one switching period is obtained as follows:
Thus the following equations of the DC model can be derived from (32) and (33).
where V c1 , V o , and D are the DC quantities of v c1 , v o , and d, respectively. The normalized inductor time constant of the two semi-stages are defined as follows:
where f s is the switching frequency. By substituting (36) and (37) into (34) and (35), the voltage gain of the proposed converter is found to be: 
C. Boundary Operating Condition
In order to ensure that the two semi-stages of the proposed converter are operated in DCM, i L1 , i L2 , and i Lo must go to zero during the switch-off period in each switching period. From Fig. 2 , the two time durations, t s1,h and t s2,h , are obtained as follows: (41) and (42), the boundary voltage gains are found to be:
When G 1 = G 1,bc and G 2 = G 2,bc , the normalized inductor time constants in BCM are given by: 1 2 
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From (46) and (47), the curve of τ LoB is plotted in Fig. 4(a) . It can be seen that the rear semi-stage of the proposed converter is operated in DCM if τ Lo < τ LoB . Assuming that τ Lo = 0.25, k = 1, and n = 1.5, the curve of τ LB is plotted in Fig.  4(b) . It can be seen that the front semi-stage of the proposed converter is operated in DCM if τ L < τ LB .
IV. SELECTIONS OF INDUCTORS AND CAPACITORS

A. Selection of Inductors L 1 , L 2 , and L o
In order to ensure that the two semi-stages of the proposed converter are operated in DCM, appropriate τ LOB and τ LB are selected under the required voltage gain. Thus L o , L 1 , and L 2 must satisfy the following inequality.
From (28), the average value of the current i c1,h per switching period can be rewritten as:
cos 2 2 4(1 ) 8 (1 ) (50), the ripple of the DC-link voltage per switching period is obtained as:
Hence, the function of the ripple of the DC-link voltage per one half line-source period can be computed as:
From (52), the ripple of the DC-link voltage per one half line-source period is derived as:
Therefore, to satisfy the specification of the ripple percentage of the DC-link voltage, capacitor C 1 needs to satisfy the following inequality:
V. EXPERIMENTAL RESULTS
In order to verify the feasibility of the proposed converter, a prototype circuit has been implemented in the laboratory. Fig. 6 depicts the waveforms of the input voltage and input current. As can be seen, the input current is in phase with the input voltage. Thus the power factor is almost unity. The waveforms of the coupled-inductor current i L1 and i L2 are shown in Fig. 7 . It can be seen that the front-semi stage of the proposed converter is operated in DCM. This is consistent with the operating principles. Fig. 8 shows the waveforms of the output-inductor current i Lo . It can be seen that the rear semi-stage is operated in DCM. This also agrees with the operating principles. The waveforms of output voltage V o and input current i s under load variations between 100 W and 200 W are shown in Fig.  9 . The output voltage V o is well regulated at 48 V. Moreover, the measured power factor, THD i , efficiency, and DC-link voltage V c1 under various input voltages and output powers are shown in Fig. 10 . From Fig. 10(a) , it can be seen that the power factor is higher than 0.96 and that an almost unity power factor is achieved under a heavy load. The THD i is less than 6.1% as shown in Fig. 10(b) . Fig. 10(c) shows the measured efficiency. It can be seen that the maximum efficiency is 87.4%. As can be seen in Fig. 10(d) , DC-link voltage V c1 is varied with the input voltage and is less than the amplitude of the input voltage. Based on practical applications, the voltage across the capacitor must be less than 450 V. It can be seen that the maximum V c1 is equal to 191 V at V rms = 264 V.
VI. CONCLUSIONS
A new isolated single-phase AC-DC converter is investigated in this paper. A modified AC-DC buck-boost converter and a forward DC-DC converter are integrated in the proposed converter to achieve an almost unity power factor, a low THD i , a low DC-link voltage, electrical isolation, and an adjustable output voltage. The proposed converter is suitable for universal input voltage and a wide output power range. Moreover, the steady-state analysis of the proposed converter is presented in detail. A prototype circuit of the proposed converter is implemented in the laboratory. From the measured results, it can be seen that a high power factor, a low THD i , and a low DC-link voltage are achieved under various input voltages and output powers. 
